Pinned Loading

1. CMOS-NOR-Gate_IITH-Hackathon CMOS-NOR-Gate_IITH-Hackathon Public

   CMOS Implemented NOR Gate is designed using Synopsys custom design tools.

2. siddharth23-8/32-bit-RISC-V-Cpu-Core siddharth23-8/32-bit-RISC-V-Cpu-Core Public

   Python 32 2

3. LLC-cache-simulator LLC-cache-simulator Public

   A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement, multi-mode simulations, and comprehensive testing strategie…

   SystemVerilog 2