-
10:41
(UTC +05:30) - https://orcid.org/0009-0007-1620-9828
- in/soham-kapur
Pinned Loading
-
RISCV-Processor-ASIC
RISCV-Processor-ASIC PublicThis is a basic RISC-V based processor under development. It follows the 32-bit Integer ISA.
Verilog 1
-
CircuitSwitching
CircuitSwitching PublicSimulation of Circuit Switching in Java to find optimal set of paths for multiple data transfers using Dynamic Programming. - Soham Kapur, VIT Chennai
Java 1
-
Resume
Resume PublicFind my resume, encapsulating my most prominent projects and experiences relevant for an entry level Hardware Engineering role. - Soham Kapur
-
Shorthand-RISC
Shorthand-RISC PublicThis is a simplified assembly language with a tabular structured instruction set. This is meant for easy learning and fast implementation of assembly languages in microprocessors and microcontrolle…
Java
-
Subset-Sum-Problem-GBA
Subset-Sum-Problem-GBA PublicThis file contains the Java implementation of a Greedy and Backtracking Algorithm (GBA) to solve the Subset Sum Problem.
Java
-
Parallel_Multiplier
Parallel_Multiplier PublicImplementation of a generalized Parallel Multiplier using Carry Save Adder in SystemVerilog and Xilinx Vivado.
SystemVerilog 1
If the problem persists, check the GitHub status page or contact support.