Skip to content

Issues: riscv-non-isa/riscv-elf-psabi-doc

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

56 Open 119 Closed
56 Open 119 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Explicitly add relocation bounds to table 3 in riscv-elf.adoc
#457 opened Dec 19, 2024 by WorldofJARcraft
2
Relocations, ELF Markers, and >32-bit Instructions
#453 opened Nov 1, 2024 by lenary
10
Add RELR support
#440 opened May 22, 2024 by kito-cheng
6
Add CREL support
#439 opened May 22, 2024 by kito-cheng
3
Change branch from "master" to "main"
#438 opened May 14, 2024 by kersten1
1
New ABI for stack layout and frame pointer scheme
#437 opened May 10, 2024 by kito-cheng
4
Embedding R_RISCV_RELAX to another relocations
#401 opened Sep 28, 2023 by rui314
7
representation of GNU C fixed-size vectors
#390 opened Jun 20, 2023 by sorear
4
Operation semantics of __bf16 datatype
#384 opened May 23, 2023 by joshua-arch1
2
Should we use lw/sw in push pop when we used ILP32, whether it's RV32 or RV64
#382 opened May 19, 2023 by Liaoshihua
3
Specify relocation overflow checks
#364 opened Feb 3, 2023 by rui314
1
Alignment of __int128 on ILP32
#354 opened Nov 24, 2022 by xypron
7
Collect psABI requirements for next release
#353 opened Nov 24, 2022 by kito-cheng
ELF ABI support for RISC-V profiles
#348 opened Oct 21, 2022 by pz9115
4
Binary format of attribute section is not specified enhancement
#342 opened Aug 27, 2022 by Shadlock0133 Post 1.0
3
R_RISCV_32 is not a dynamic relocation for RV64
#341 opened Aug 22, 2022 by rui314
7
"Any" code model with link-time instruction selection? code model
#322 opened Aug 5, 2022 by rui314
10
RISC-V psABI doesn't seem to allow relaxation of TLS GD linker relaxation
#308 opened Aug 1, 2022 by rui314 Post 1.0
5
[meta] ABI deviations eabi
#305 opened Jul 27, 2022 by kito-cheng Post 1.0
5
Define _BitInt ABI
#300 opened Jul 19, 2022 by jsm28 Post 1.0
1
6
Exception pointer/selector registers not specified
#293 opened Jun 16, 2022 by ljmf00
1
Clarification needed for Tag_RISCV_unaligned_access
#283 opened May 26, 2022 by preames
7
More clarification on TLS pseudo instructions
#274 opened Apr 21, 2022 by kito-cheng Post 1.0
4
ilp32e issue calling convention
#269 opened Apr 21, 2022 by kito-cheng Post 1.0
2
Bitfields should be described in a more generic way
#266 opened Apr 21, 2022 by kito-cheng Post 1.0
2
ProTip! Add no:assignee to see everything that’s not assigned.