run examples #35
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
name: run-examples | |
run-name: run examples | |
on: [push] | |
jobs: | |
build-and-run: | |
runs-on: ubuntu-latest | |
steps: | |
- uses: actions/checkout@v3 | |
with: | |
submodules: true | |
- name: Install packages | |
run: sudo apt-get install ghdl-gcc verilator | |
- name: Check GHDL version | |
run: ghdl --version | |
- name: Check Verilator version | |
run: verilator --version | |
- name: run example wr-cores | |
run: cd examples/wr-cores; git submodule init; git submodule update; cd wr-cores; git apply ../wr-cores.patch; git submodule init; git submodule update; cd ..; make testbench; ghdl -r testbench --max-stack-alloc=524288 --stop-time=10us --ieee-asserts=disable; cd .. | |
- name: run example vhd_v_counter | |
run: make -C examples/vhd_v_counter | |
- name: run example m-labs-lm32 | |
run: make -C examples/m-labs-lm32 | |
- name: run example two_modules | |
run: make -C examples/two_modules | |
- name: run example serv | |
run: make -C examples/serv | |
- name: run example ibex | |
run: make -C examples/ibex | |
- name: run example vhdl_verilog_mixed | |
run: make -C examples/vhdl_verilog_mixed |