Skip to content
View hanysalah's full-sized avatar
  • Imagination Technologies
  • United Kingdom

Block or report hanysalah

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Design-Pattern-in-SV Design-Pattern-in-SV Public

    This repo is created to include illustrative examples on object oriented design pattern in SV

    SystemVerilog 55 3

  2. uart2bustestbench uart2bustestbench Public archive

    UVM Verification IP to uart2bus IP.

    SystemVerilog 21 7

  3. InterviewPreparationForVerification InterviewPreparationForVerification Public