GitHub - elhep/AFCZ: AMC FMC Carrier board based on ZYNQ Ultra Scale + SoC

elhep / AFCZ Public

Notifications You must be signed in to change notification settings
Fork 7
Star 5

AMC FMC Carrier board based on ZYNQ Ultra Scale + SoC

Notifications

Name		Name	Last commit message	Last commit date
Latest commit History 22 Commits
PCB_AFCZ/Output		PCB_AFCZ/Output
.gitignore		.gitignore
8V54816A_SUPPLY.SchDoc		8V54816A_SUPPLY.SchDoc
AFCZ-top.Harness		AFCZ-top.Harness
AFCZ-top.SchDoc		AFCZ-top.SchDoc
AFCZ.OutJob		AFCZ.OutJob
AFCZ.PcbDoc		AFCZ.PcbDoc
AFCZ.PrjPcb		AFCZ.PrjPcb
AFCZ.PrjPcbVariants		AFCZ.PrjPcbVariants
AMC_Connector.SchDoc		AMC_Connector.SchDoc
Clock_management_AFCZ.Harness		Clock_management_AFCZ.Harness
Clock_management_AFCZ.SchDoc		Clock_management_AFCZ.SchDoc
DC_DC_1.SchDoc		DC_DC_1.SchDoc
DC_DC_2.SchDoc		DC_DC_2.SchDoc
DC_DC_3.SchDoc		DC_DC_3.SchDoc
ETH_PHY_SW_L2L3.SchDoc		ETH_PHY_SW_L2L3.SchDoc
FMC1.Harness		FMC1.Harness
FMC1.SchDoc		FMC1.SchDoc
FMC2.Harness		FMC2.Harness
FMC2.SchDoc		FMC2.SchDoc
FPGA_Banks_63_64_65_DDR4.SchDoc		FPGA_Banks_63_64_65_DDR4.SchDoc
FPGA_Banks_66_67_68_FMC.SchDoc		FPGA_Banks_66_67_68_FMC.SchDoc
FPGA_Banks_RTM_IO_MISC.SchDoc		FPGA_Banks_RTM_IO_MISC.SchDoc
FPGA_Config.SchDoc		FPGA_Config.SchDoc
FPGA_SUP.SchDoc		FPGA_SUP.SchDoc
I2C_MUX.Harness		I2C_MUX.Harness
I2C_MUX.SchDoc		I2C_MUX.SchDoc
JTAG_Config.SchDoc		JTAG_Config.SchDoc
LPC1776_MMC.Harness		LPC1776_MMC.Harness
LPC1776_MMC.SchDoc		LPC1776_MMC.SchDoc
LPC1776_MMC_2.SchDoc		LPC1776_MMC_2.SchDoc
MLVDS_Transceivers.SchDoc		MLVDS_Transceivers.SchDoc
Power_Management.SchDoc		Power_Management.SchDoc
Power_Management_2FMC_RTM.SchDoc		Power_Management_2FMC_RTM.SchDoc
RTM_Connector.Harness		RTM_Connector.Harness
RTM_Connector.SchDoc		RTM_Connector.SchDoc
SDRAM_DDR4_16bit.SchDoc		SDRAM_DDR4_16bit.SchDoc
SDRAM_DDR4_64bit.SchDoc		SDRAM_DDR4_64bit.SchDoc
SDRAM_DDR4_72bit.SchDoc		SDRAM_DDR4_72bit.SchDoc
SD_CARD.SchDoc		SD_CARD.SchDoc
SOC_Config.SchDoc		SOC_Config.SchDoc
SOC_Decoupling.SchDoc		SOC_Decoupling.SchDoc
SOC_GTR.SchDoc		SOC_GTR.SchDoc
SOC_PL.SchDoc		SOC_PL.SchDoc
SOC_PL_Banks_63_64_65_DDR4.SchDoc		SOC_PL_Banks_63_64_65_DDR4.SchDoc
SOC_PL_Banks_66_67_68_FMC.SchDoc		SOC_PL_Banks_66_67_68_FMC.SchDoc
SOC_PL_Banks_RTM_IO_MISC.SchDoc		SOC_PL_Banks_RTM_IO_MISC.SchDoc
SOC_PL_GTR.SchDoc		SOC_PL_GTR.SchDoc
SOC_PL_GTX.SchDoc		SOC_PL_GTX.SchDoc
SOC_PS_DDR.SchDoc		SOC_PS_DDR.SchDoc
SOC_PS_PSIO.SchDoc		SOC_PS_PSIO.SchDoc
SOC_SUP.SchDoc		SOC_SUP.SchDoc
Si5341_CLK.SchDoc		Si5341_CLK.SchDoc
Thermometers.Harness		Thermometers.Harness
Thermometers.SchDoc		Thermometers.SchDoc
UI_MEAS.Harness		UI_MEAS.Harness
UI_MEAS.SchDoc		UI_MEAS.SchDoc
USB3_CON.SchDoc		USB3_CON.SchDoc
USB_PHY.SchDoc		USB_PHY.SchDoc
USB_UART_QUAD.SchDoc		USB_UART_QUAD.SchDoc
WR_clocks1.SchDoc		WR_clocks1.SchDoc
WR_clocks2.SchDoc		WR_clocks2.SchDoc
ZYNQ_US_SOC_PL.SchDoc		ZYNQ_US_SOC_PL.SchDoc
ZYNQ_US_SOC_PS_DDR.SchDoc		ZYNQ_US_SOC_PS_DDR.SchDoc
ZYNQ_US_SOC_PS_PSIO.SchDoc		ZYNQ_US_SOC_PS_PSIO.SchDoc