-
Notifications
You must be signed in to change notification settings - Fork 114
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
[RISCV] Port RISCV patch for JDK11u to Dragonwell11 #799
Closed
kuaiwei
wants to merge
20
commits into
dragonwell-project:master
from
kuaiwei:riscv_port_dragonwell11
Closed
[RISCV] Port RISCV patch for JDK11u to Dragonwell11 #799
kuaiwei
wants to merge
20
commits into
dragonwell-project:master
from
kuaiwei:riscv_port_dragonwell11
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This reverts commit 04af404.
This reverts commit 8df29ae.
…0 to 2500 for RISC-V" This reverts commit 7f93d83.
This reverts commit 1985612.
…file" This reverts commit 416bd09.
This reverts commit d0f426b.
…insic" This reverts commit f875de7.
…aved FloatRegisters in StubGenerator::generate_call_stub" This reverts commit 9d960b6.
…c in Java frames" This reverts commit 54fca39.
…mbler::movptr" This reverts commit 81d9f79.
This reverts commit 3af0c4a.
…-project#217)" This reverts commit 4b1a5c2.
…v-port repo's initial load" This reverts commit 959fa35.
8283737: riscv: MacroAssembler::stop() should emit fixed-length instruction sequence 8285437: riscv: Fix MachNode size mismatch for MacroAssembler::verify_oops* 8287418: riscv: Fix correctness issue of MacroAssembler::movptr 8293100: RISC-V: Need to save and restore callee-saved FloatRegisters in StubGenerator::generate_call_stub 8295926: RISC-V: C1: Fix LIRGenerator::do_LibmIntrinsic 8291952: riscv: Remove PRAGMA_NONNULL_IGNORED 8308277: RISC-V: Improve vectorization of Match.sqrt() on floats 8282306: os::is_first_C_frame(frame*) crashes on invalid link access Co-authored-by: Xiaolin Zheng <[email protected]> Reviewed-by: fyang Backport-of: 5905b02c0e2643ae8d097562f181953f6c88fc89
…#217) Summary: add UseCSky option to enable csky instructions merge ld/st into paired memory instructions Test Plan: SPECjbb2005 Reviewed-by: yunyao Issue: dragonwell-project#216 CR: dragonwell-project#217
Summary: Backport and support RVV 0.7.1 on boards Test Plan: jtregs Reviewed-by: kuaiwei Issue: dragonwell-project#209 CR: dragonwell-project#295
kuaiwei
force-pushed
the
riscv_port_dragonwell11
branch
from
March 18, 2024 07:15
39db0d6
to
478956a
Compare
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
[Backport] Port RISCV patch for JDK11u to Dragonwell11
Summary: sync with riscv upstream riscv-port-jdk11u
Test Plan: jtreg tier1~3
Reviewed-by:
Issue: https://aone.alibaba-inc.com/v2/project/355606/req/55189627
CR: #799