Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[Unitary-Hack] Feature: Add Delay and Barrier to circuit #992

Closed

Conversation

Manvi-Agrawal
Copy link

@Manvi-Agrawal Manvi-Agrawal commented Jun 4, 2024

Issue , if available:

Fixes #974

Testing done:

  • Unit test coverage is 100%.
  • Running this code produces this QASM code
from braket.circuits import Circuit

circ = Circuit().barrier([0, 1, 2])
circ = Circuit().delay([0, 1, 2], 30)

print(circ.to_ir("OPENQASM").source)

OUTPUT

OPENQASM 3.0;
bit[3] b;
qubit[3] q;
delay[30 s] q[0], q[1], q[2];
b[0] = measure q[0];
b[1] = measure q[1];
b[2] = measure q[2];

Merge Checklist

Put an x in the boxes that apply. You can also fill these out after creating the PR. If you're unsure about any of them, don't hesitate to ask. We're here to help! This is simply a reminder of what we are going to look for before merging your pull request.

General

Tests

  • I have added tests that prove my fix is effective or that my feature works (if appropriate)
  • I have checked that my tests are not configured for a specific region or account (if appropriate)

By submitting this pull request, I confirm that my contribution is made under the terms of the Apache 2.0 license.

@Manvi-Agrawal Manvi-Agrawal requested a review from a team as a code owner June 4, 2024 21:17
@Manvi-Agrawal Manvi-Agrawal changed the title Feature: Add Delay and Barrier to circuit [Unitary-Hack] Feature: Add Delay and Barrier to circuit Jun 4, 2024
@Manvi-Agrawal Manvi-Agrawal mentioned this pull request Jun 4, 2024
5 tasks
@Manvi-Agrawal Manvi-Agrawal deleted the uh/delay-barrier branch June 5, 2024 07:22
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

Support for adding barriers and delays to Circuit
1 participant