Skip to content

Pull requests: alexforencich/verilog-i2c

Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Assignee
Filter by who’s assigned
Sort

Pull requests list

remove redunant state register bit in I2C master
#14 opened Aug 30, 2024 by soronpo Loading…
Testbenches for i2c in
#13 opened Jun 30, 2024 by Kreijstal Loading…
Tweaks to make Verilator Happy
#8 opened Jan 11, 2023 by mattofak Loading…
Put the scl and sda in 1 when has a brupt stop
#3 opened Jun 21, 2019 by gvilardefarias Loading…
ProTip! Add no:assignee to see everything that’s not assigned.