Skip to content
View ad-astra-et-ultra's full-sized avatar
  • National Institute of Technology Durgapur
  • West Bengal, India

Block or report ad-astra-et-ultra

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. RiscV-core-with-Approximate-Arithmetic-Circuits RiscV-core-with-Approximate-Arithmetic-Circuits Public

    GeAr low latency adder implementation and error analysis

    Verilog 4 1

  2. RISC-V-CPU-Core RISC-V-CPU-Core Public

    A single cycle MIPS RISC-V CPU Core using Verilog

    Verilog 5 1

  3. Microcontroller-PCB Microcontroller-PCB Public

    A general-purpose microcontroller PCB design for various applications.

    1

  4. R.F.-Transceiver-PCB R.F.-Transceiver-PCB Public

    STM32 based radio-frequency transceiver PCB for IoT applications on KiCad

    1

  5. OTFS-and-OFDM-Transceivers OTFS-and-OFDM-Transceivers Public

    Implementation of OFDM and OTFS transceivers on GNU Radio (software defined radio or SDR)

    Python 28 8

  6. A.M.-and-F.M-Transceivers A.M.-and-F.M-Transceivers Public

    Implementation of A.M. and F.M. Transceivers on a SDR (software defined radio)

    Python 2