Skip to content

Releases: VincentDerk/ACircuitMiner

Handed in

05 Jul 11:48
e0c5269
Compare
Choose a tag to compare

The project is handed in as part of a master thesis.

It contains methods to find patterns and their occurrences in an Arithmetic Circuit where the patterns are defined as induced connected subgraphs where the incoming edges of all nodes matter. Currently, only occurrences with one root (output) are considered. The project also includes methods to calculate the energy cost for evaluation and methods for emulation by neutral and absorbing input elements.