Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Unable to send frame #438

Open
huangfu001206 opened this issue Nov 22, 2024 · 1 comment
Open

Unable to send frame #438

huangfu001206 opened this issue Nov 22, 2024 · 1 comment

Comments

@huangfu001206
Copy link

Hello, Teacher Jiao! We have been running in ad-hoc mode for a long time and performing file transfers. Running for 2 hours was not a problem, but suddenly we encountered an issue where we couldn't send the packet. Upon checking the interrupt, we found that the sending interrupt has remained unchanged and we can currently receive the packet ourselves, but we still can't send it out. Checking the dmesg information, the driver believes that everything is working properly and there are no abnormal information printed. The sdr0 interface is also normal.
At this point, packet injection may also result in injection failure. If I remove the SDR module (rmmod SDR) at this point, reload it (insmod SDR. ko), and reopen the interface, I can send packets normally again.
So I want to ask Teacher Jiao if there are any debugging methods available? Or some possible reasons.

@huangfu001206
Copy link
Author

	// psdu = [ MPDU ]
	len_psdu = len_mpdu;
	
	// // Don't need to reset _prev variables every time when it is not ht aggr qos data. Reason:
	// // 1. In 99.9999% cases, the ht always use qos data and goes to prio/queue_idx 2. By not resetting the variable to -1, we can have continuous aggregation packet operation in FPGA queue 2.
	// // 2. In other words, the aggregation operation for queue 2 in FPGA won't be interrupted by other non aggregation packets (control/management/beacon/etc.) that go to queue 0 (or other queues than 2).
	// // 3. From wired domain and upper level ( DSCP, AC (0~3), WMM management, 802.11D service classes and user priority (UP) ) to chip/FPGA queue index, thre should be some (complicated) mapping relationship.
	// // 4. More decent design is setting these aggregation flags (ht_aggr_start) per queue/prio here in driver. But since now only queue 2 and 0 are used (data goes to queue 2, others go to queue 0) in normal (most) cases, let's not go to the decent (complicated) solution immediately.
	// addr1_low32_prev = -1;
	// addr1_high16_prev = -1;
	// duration_id_prev = -1;
	// use_short_gi_prev = -1;
	// rate_hw_value_prev = -1;
	// prio_prev = -1;
	// retry_limit_raw_prev = -1;
	// pkt_need_ack_prev = -1;

There is a comment in openwifi_tx as above, will this logic be reached during long-term communication? Is it possible that the problem is caused here?

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant