Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Problem with power isolation #19

Open
mkuklewski opened this issue Jan 3, 2020 · 7 comments
Open

Problem with power isolation #19

mkuklewski opened this issue Jan 3, 2020 · 7 comments

Comments

@mkuklewski
Copy link

Hi,
during test I have found out that when 3V3_AUX is switched off and 12V is on, LM8610 responsible for 1V2 turns off, because PWR_OVLn line drops below 0,86V.
The issue probably is with MSP430 which drains current from PWR_OVLn line (when it is turned off), but I am not 100% percent sure, as further tests must be done.

@gkasprow
Copy link
Collaborator

gkasprow commented Jan 3, 2020

Each CMOS circuit contains protection diodes. So if you disable 3V3_AUX, it will pull all pins to GND via an embedded diode. So, this is normal behavior.

@mkuklewski
Copy link
Author

It is a normal behaviour, but it cannot stay like that in our system - a series resistors (or different solutions) are required to allow device operate without 3V3_AUX.
Lines with this issue:

  • FMC_P12V0_OVCn
  • PG_P1V2
  • PG_P1V8
  • PG_P2V5
  • PG_P3V3
  • PWR_OVLn

@tprzywoz
Copy link
Collaborator

tprzywoz commented Jan 7, 2020

My proposition:
image

FMC_P12V0_OVCn - is connected only to MSP430 input - 3k6 series resistor.

PG_P1V2 3k6 series resistor. With disable 3V3_AUX, resistor divider gives 1.83 V (we need 1 V for LT8610 enable input)

PG (1.8 V, 2.5 V, 3.3 V) each 39k series resistor. Again divider gives 2.15 V (we need 2.1 V for T3B)

PWR_OVLn: I added MOSFET to allow MSP430 to reset power. PWR_OVL is now active High.

@biedam
Copy link

biedam commented Jan 15, 2020

In the lines PG_P1V8, PG_P2V5 and PG_P3V3 there is also the resistor R107 = 10k which dominates the pull-up. I propose to increase this resistor to 100k.

Also the PWR reset line is unnecessary since the MSP430 can reset the FPGA. Power cycling will be performed by external power supply. This reset line brings additional spigle point failure.

@mkuklewski
Copy link
Author

In the lines PG_P1V8, PG_P2V5 and PG_P3V3 there is also the resistor R107 = 10k which dominates the pull-up. I propose to increase this resistor to 100k.

The lines PG_P1V8, PG_P2V5 and PG_P3V3 are indeed pulled up by a 10k resistor, but there is a schottky diode between them. Also PG pins have typical pull-down resistance equals to 680 ohms, which should be enough.

A more significant and necessary change are proposed serial resistors.
I just wonder if MOSFET T6A and T6B and ability to power-cylce by MSP430 are needed.
It seems to me that until we power two cards from one source it doesn't make sense. The 12V latch-up should be detected by the power supply and the rest by using implemented LT8610.

I propose to return to the previous concept and implement a serial resistor, so that MSP430 does not turn off the main power supply (when MSP430 is turned off).

@tprzywoz
Copy link
Collaborator

So I only added resistors 39k serial to each line. Or change them to 68k to keep PG voltage levels higher when MSP430 is turned off?

@gkasprow
Copy link
Collaborator

DOn't use high pullup values. the leakage current may increase with TID.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

4 participants